RHBD Techniques to Mitigate SEU and SET in CMOS Frequency Synthesizers

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Porting & Scaling Strategies for Nanoscale CMOS RHBD

Techniques are described for minimizing the number of cells in a digital logic library, scaling and porting the cells to process nodes that do not nominally support scaling, and increasing the separation of critical node pairs without unduly disrupting the design process. A new compact modular 8T self-voting latch reduces circuitry by over half, allowing modular redundancy to approach theoretic...

متن کامل

A high-frequency CMOS multi-modulus divider for PLL frequency synthesizers

A high-frequency divide-by-256–271 programmable divider is presented with the improved timing of the multi-modulus divider structure and the high-speed embedded flip-flops. The D flip-flop and logic flip-flop are proposed by using a fast pipeline technique, which contains single-phase, edge-triggered, ratioed, and high-speed technologies. The circuits achieve high-speed by reducing the capaciti...

متن کامل

Low Power Dissipation SEU-hardened CMOS Latch

This paper reports three design improvements for CMOS latches hardened against single event upset (SEU) based on three memory cells appeared in recent years. The improvement drastically reduces static power dissipation, reduces the number of transistors required in the VLSI, especially when they are used in the Gate Array. The original cells and the new improved latches are compared. It is show...

متن کامل

Fractional-n Frequency Synthesizers

At the Microsystems Technology Laboratory at MIT, we have developed two techniques that allow fast and accurate simulation of both dynamic and noise performance of fractionalN synthesizers at a detailed behavioral level. We incorporated these techniques into a custom C++ program to simulate the dynamic and noise performance of a prototype Σ-∆ frequency synthesizer. This class of fractional-N sy...

متن کامل

Fully-Integrated DLL/PLL-Based CMOS Frequency Synthesizers for Wireless Systems

I am grateful of Dr. Joy Laskar who guided and taught me with his endless energy and encouragement. I would like to thank Dr. Kyutae Lim and Dr. Woonyun Kim for their advice and support for my research. I am greatly indebted to the members of the Microwave Applications Group (MAG) for their assistance and cooperation, especially to cognitive radio (CR) team members. I also owe special thanks to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics

سال: 2019

ISSN: 2079-9292

DOI: 10.3390/electronics8060690